Asynchronous, self-timed, logic is often eschewed in digital design because of its ad-hoc methodologies and lack of available design tools. This paper describes a complete High Level Design flow for asynchronous circuits based on Register Transfer Level (RTL) VHDL using commercial simulation and synthesis tools. Contrary to previous asynchronous approaches, the proposed RTL methodology closely resembles familiar synchronous design styles.
Introduction
In 1997, the Semiconductor Industry Association (SIA) identified a major design crisis approaching in its "National Technology Road Map for Semiconductors" [Sia97] .
Specifically, they mentioned the drastic increase of clock frequency and the exponential increase of circuit complexity, and concluded that a novel asynchronous approach could be required to solve some of the industry's future problems. Additionally, the trend towards SystemsOn-Chip (SOC) technology may very well encourage the use of asynchronous design in the electronics industry. The prime goal of SOC technology is to create truly reusable Intellectual Property (IP) blocks that can be built quickly and are guaranteed to work the first time. Together with high quality IP pieces, an overall design methodology should provide a simple means for IP assembly, based on plug and play principles. Clock free, asynchronous circuits constitute an attractive SOC approach. From the system's architecture point of view, it is much easier to build SOCs using asynchronous rather than synchronous blocks where multiple clock domains need to be interfaced.
As it turns out, several promising asynchronous design methodologies have been proposed over the past ten years. Excellent overviews of the state-ofthe-art can be found in [Berkel99] , [Hawk951 and [Nanya93] . However, most of these asynchronous design methodologies lack easily accessible, standard High Level Design tools based on conventional Hardware Description Languages.
431
This paper introduces a complete High Level Design methodology for asynchronous, self-timed circuits based on a Register Transfer Level (RTL) description in VHDL' as illustrated in figure 1. The paper is organized as follows. We start with a description of an asynchronous design methodology called NULL Convention Logic (NCL) and its relation to other delay-insensitive techniques. Next, we describe an RTL simulation environment implemented with off- This behavior is naturally expressed in a multi-valued logic with '1' and '0' as DATA values and 'N' for NULL. The behavior of a 2-input gate in NCL is shown in figure 3 . Notice how the NCL gate switches differently depending on the current value of the output. This sequential behavior of the gates is referred to as hysteresis. Implementation of 3NCL logic through a dual-rail encoding, called 2NCL, gives a physical representation of NCL. Sequential behavior of a gate in 2NCL is ensured through a feedback from the gate's output to its inputs, which allows representation of the gate's behavior by the logic equation
output Z is output Z is
where S and R are the set and reset functions of the gate. A general view on semi-static CMOS implementations of gates in 2NCL is shown in figure  4a .
A refined picture of a gate's structure is obtained through consideration of specific properties of dualrail circuits under two-phase (set and reset) operation.
These properties are:
1 .O In a dual-rail circuit a transition from NULL to DATA is monotonic; and 2.0
The transition of primary inputs of a combinational circuit from DATA to NULL results in the setting of all gates in a circuit into the NULL state From (1) it follows that a set function S of a gate must be positive unate [Brayton90] . Set conditions for NCL gates are conveniently specified with threshold functions, a particular subclass of unate functions. A threshold function S is one that can be defined by a system of inequalities: Sh,, ..., xJ = I i r wlxl + w g 2 + ... + WJ,, 1 m, where w i are the weights, m is the threshold value and "+" is an arithmetic sum. In the case where all weights are equal to ' 1 ' a threshold function can be characterized by two numbers: i) n -number of inputs, and ii) m -the threshold value. This simplified representation is called an m-of-n threshold function.
The reset function for an NCL gate follows from point (2). An NCL gate changes its output to NULL when all its inputs are NULL. Bearing in mind that DATA values at inputs of a gate are encoded by "01" or "10" we amve at R ( xi ,..., xn) = XI v xz V ... v xn A refined view on the implementation of a 2NCL gate is shown in figure 4(b) . In this paper, we refer to this implementation as a threshold gate with hysteresis. Actual CMOS implementations of these kinds of gates are described in [Sobelman98] . In addition, to stay at an acceptable level of abstraction, designs should be described in 3NCL (multi-value abstraction) rather than 2NCL (dual-rail implementation).
These requirements are met with the following HDL coding rules:
Introduce a 3-valued logic type with values
Use a simulation-only assignment inside processes to describe the NULLDATA and hysteresis behavior.
, into their dual-rail equivalents.
Rely on logic synthesis to expand signals 0 Use a pre-defined and pre-mapped function call for the reqlack circuit generation used with asynchronous registers.
These rules allow the designer to use a familiar style of VHDL (if-then-else, case, arithmetic and relational , operators, process as well as dataflow assignments, register inferencing, etc.
). An example of a 3NCL circuit described in VHDL is shown in figure 5 . The following three sub-sections discuss the simulation and synthesis implications of this approach.
Simulation
During simulation, NULLIDATA behavior and hysteresis are modeled with an NCL-specific simulation package 'ncl-logic'. Hysteresis functionality is provided through a predefined procedure, which is included in the 'ncl-logic' package. This procedure is called at the end of every process or dataflow statement with all input and output process signals as parameters. Because hysteresis is an inherent characteristic of NCL's threshold gates, it should not be synthesized. Therefore, the hysteresis procedure is surrounded by 'synthesis o d o f f pragmas. In pseudo-VHDL code, , this looks as follows: Analogous to STD-LOGIC, NCL-LOGIC also has support for arithmetic packages 0
NCL-ARITH

NCL-SIGNED
NCL-UNSIGNED
with full support for all arithmetic and relational operators.
With this functionality, we can now describe 3NCL circuits in VHDL and simulate them with any IEEE 1076/1164 compliant simulator. For improved performance, NCL packages can be pre-compiled and linked with the simulator just like STD packages.
Synthesis
In order to use conventional logic synthesis tools for NCL, the flow has to handle:
0
Hysteresis
The 'N' value in NCL-LOGIC
Asynchronous registers with ACWREQ signals
The first issue can be handled by treating the 'N' value in NCL-LOGIC as a '-' (don't care) value.
This enables tools such as Design Compiler to treat a 3NCL variable as a single wire. Hence, the same 3NCL description used for simulation purposes can now be used as input for logic synthesis.
Hysteresis is completely ignored during logic optimization and technology mapping. Because every node in the network has hysteresis, the combination of two nodes with hysteresis results in a new node with hysteresis. Likewise, if a node with hysteresis is split into two nodes, the two nodes will both have hysteresis. Hysteresis is also ignored during technology mapping, because every library cell has hysteresis. If a node in a network is mapped onto one or more cells from a library, each mapped cell will have hysteresis. Therefore, the functionality of the cells in the library is described without hysteresis as well.
Asynchronous registers can be inferenced with an incompletely specified
statement, which synchronous synthesis tools map to a D-LATCH primitive. For NCL purposes, the primitive is overloaded with an asynchronous register with pins IN, OUT, and REQ (RST is optional). Completion detection, which produces Request and Acknowledge signals, is provided through a pre-defined function call CMPD() as illustrated in figure 6 . By ignoring the 'N' value and hysteresis, logic synthesis for NCL is reduced to a standard synthesis problem that can use commercial synthesis tools. The logic synthesis for NCL is implemented in two steps (see also figure 7 ):
1) Translate 3NCL RTL into a 3NCL netlist
The circuit description in 3NCL, using the multivalued NCL-LOGIC type, is input to a commercial synthesis tool, e.g., ) with dual-rail equivalents. The actual expansion is described in a VHDL package that is read before the 3NCL code from step 1 is read. Like step 1, the 2NCL transformation in step 2 is done with a commercial synthesis tool. At this point, the original 3NCL behavioral description has been transformed into a hlly dual-rail gate level representation, with preservation of arithmetic functions. Step 2 subsequently reads in a standard synthesis library with threshold gates and performs ASIC-type optimization and technology mapping.
The dual rail definition is provided in a package which is read in together with the intermediate 3NCL netlist. This package describes a dual rail signal as a record and overloads the basic components for dual rail implementations:
type dual-rail-logic is record rail1 : std-logic ; rail0 : std-logic ; end record; 
3.3
The flow described above has been implemented in Design Compiler (DC) scripts and libraries that are transparent to the designer. An NCL library is identical to any other .db library compiled for DC and contains gate functionality, timing parameters, and wire load models.
Design Compiler scripts and libraries
Setting up DC to run with NCL and perform the actual dual rail expansion is implemented in two scripts 'ncl-init' and 'ncl-compile'. Figure 8 shows how a VHDL description is mapped and optimized for NCL in DC. NCL commands are in italic typeface. Table 2 compares synthesized NCL circuits with synthesized clocked circuits, mapped on an equivalent LCB5OOk library [Lsi95] . 'X2vhd' is a 16-bit arithmetic limithound operation that is purely combinational and hence the synchronous and asynchronous VHDL descriptions are identical. The 'decoder' example is a Viterbi decoder where the asynchronous VHDL description is a straight translation from the synchronous VHDL. The, 'hostfird' example is a thirty-two by 16-bit unidirectional FIFO buffer which was redesigned for NCL. The gate count is the number of actual library gates. Notice that the gate count of 'hostfird', which was redesigned for NCL, is comparable to the gate count of the synchronous design, whereas straight reimplementations done for 'X2vhd' and 'decoder' generate much larger designs. 
4.0
Results
5.0
Summary
In this paper, we have introduced a flow to simulate and synthesize asynchronous, delay-insensitive circuits with commercial EDA tools identical to the flow used for synchronous circuits. An RTL description of an asynchronous circuit in VHDL can be simulated with any IEEE 1076/1164 compliant simulator and synthesized with a commercial synthesis tool such as Design Compiler. The resulting netlist, mapped on a standard cell library of threshold gates, is ready for automatic place and route. The availability of this flow will make asynchronous circuit design easier to adopt.
